DIY-Calculator Hardware:Community Portal
From DIY-Calculator_Hardware
(Difference between revisions)
| Revision as of 10:53, 19 July 2006 Jh (Talk | contribs) ← Previous diff |
Current revision Hzulu (Talk | contribs) |
||
| Line 1: | Line 1: | ||
| The '''DIY Calculator Hardware Project''' consists of several sub projects: | The '''DIY Calculator Hardware Project''' consists of several sub projects: | ||
| - | # Creating the real [[#Hardware Project|hardware]]: a printed circuit board ([http://en.wikipedia.org/wiki/Printed_circuit_board PCB]) with the processing chips, an LCD module, switches, and connectivity to a host computer | + | # Creating the real [[DIY-Calculator_Hardware:Hardware Project|hardware]]: a printed circuit board ([http://en.wikipedia.org/wiki/Printed_circuit_board PCB]) with the processing chips, an LCD module, switches, and connectivity to a host computer |
| - | # Implementing the DIY Calculator [[#FPGA Project| CPU]] together with supporting functional blocks within a programmable logic chip (a so-called "Field Programmable Gate Array" - [http://en.wikipedia.org/wiki/FPGA FPGA]). | + | # Implementing the DIY Calculator [[DIY-Calculator_Hardware:FPGA Project|FPGA]] together with supporting functional blocks within a programmable logic chip (a so-called "Field Programmable Gate Array" - [http://en.wikipedia.org/wiki/FPGA FPGA]). |
| - | # Writing the [[#ROM Monitor Project|firmware]] running on the hardware, including a [http://en.wikipedia.org/wiki/Read-only_memory ROM] monitor | + | # Writing the [[DIY-Calculator_Hardware:ROM Monitor Project|firmware]] running on the hardware, including a [http://en.wikipedia.org/wiki/Read-only_memory ROM] monitor |
| - | # Adding a [[#Upload Utility Project|software tool]] for communicating with the hardware (e.g. uploading user programs) | + | # Adding a [[DIY-Calculator_Hardware:Upload Utility Project|software tool]] for communicating with the hardware (e.g. uploading user programs) |
| - | + | <br style="clear:left;" /> | |
| - | + | On the projects pages you will find information about the progress of the project as well as technical details. | |
| - | On this page you will find information about the progress of the project as well as technical details. | + | <br style="clear:left;" /> |
| - | + | ||
| - | + | ||
| - | == Hardware Project == | + | |
| - | + | ||
| - | Block diagram of the PCB: [[Image:Blockdiagram.jpg|thumb|left]] | + | |
| - | + | ||
| - | + | ||
| - | + | ||
| - | + | ||
| - | + | ||
| - | + | ||
| - | + | ||
| - | + | ||
| - | + | ||
| - | + | ||
| - | + | ||
| - | + | ||
| - | + | ||
| - | + | ||
| - | + | ||
| - | + | ||
| - | The layout will somewhat resemble the layout of the (virtual) DIY Calculator with an 20x1 character LC display and a 70 keys sensor key matrix. Additionally there are connectivity means for a host PC: | + | |
| - | + | ||
| - | * serial RS-232 for uploading user programs and providing a console to the DIY Calculator CPU | + | |
| - | * a JTAG programming connector; this connects to the PC's parallel port and enables the user to load new designs into the FPGA | + | |
| - | + | ||
| - | Additionally there will be sockets for external ROM/RAM chips and a large prototyping area for free use. | + | |
| - | + | ||
| - | + | ||
| - | Download the detailed schematics from here: [[Image:schematics.pdf]] | + | |
| - | + | ||
| - | + | ||
| - | Project status (19.Jul.2006): schematics completed, PCB layout work started | + | |
| - | + | ||
| - | + | ||
| - | + | ||
| - | == FPGA Project == | + | |
| - | + | ||
| - | The PCB will contain an FPGA chip in the 10K-gates size-class (Lattice LFEC10E-3F256C) with a 256 pin BGA footprint. The included JTAG connector makes this a development board for general use. With ispLEVER, the FPGA development software suite from [http://www.latticesemi.com Lattice Semiconductor], the FPGA design can be altered or a completely new design can be made. The entry level version of ispLEVER ([http://www.latticesemi.com/products/designsoftware/isplever/ispleverstarter.cfm ispLEVER-Starter]) can be downloaded freely from Lattice. With Lattice's [http://www.latticesemi.com/products/designsoftware/ispvmsystem/index.cfm ispVM System] the design can be transferred via JTAG to the DIY Calculator PCB. | + | |
| - | + | ||
| - | The FPGA design of the DIY Calculator is based on the [http://www.diycalculator.com/popup-m-phyver.shtml work] of Steven Cooper, Carl Hoggins, Bjornar Prestegard, Svein Roar Kvaale, and Dr Albert Koelmans (instructor) of the University of Newcastle Upon Tyne, England. | + | |
| - | + | ||
| - | Additionally to the CPU and ROM and RAM there will be special logic for the switch matrix, for LCD output, an a UART for RS-232 communication to the PC host. | + | |
| - | + | ||
| - | == ROM Monitor Project == | + | |
| - | + | ||
| - | == Upload Utility Project == | + | |
Current revision
The DIY Calculator Hardware Project consists of several sub projects:
- Creating the real hardware: a printed circuit board (PCB) with the processing chips, an LCD module, switches, and connectivity to a host computer
- Implementing the DIY Calculator FPGA together with supporting functional blocks within a programmable logic chip (a so-called "Field Programmable Gate Array" - FPGA).
- Writing the firmware running on the hardware, including a ROM monitor
- Adding a software tool for communicating with the hardware (e.g. uploading user programs)
On the projects pages you will find information about the progress of the project as well as technical details.
