DIY-Calculator Hardware:Hardware Project

From DIY-Calculator_Hardware

(Difference between revisions)
Jump to: navigation, search
Revision as of 11:15, 15 November 2006
Hzulu (Talk | contribs)

← Previous diff
Revision as of 13:18, 16 November 2006
Hzulu (Talk | contribs)

Next diff →
Line 8: Line 8:
<div style="border:0; margin: 20px 20% 0px 0px;"> <div style="border:0; margin: 20px 20% 0px 0px;">
 +
 +<div style="background:#f9f9f9; padding:0; border:1px solid #aaaaaa; margin-bottom:15px;">
 +<div style="background:#eeeeee; padding:0 0.4em 0 0.4em; border-bottom:1px solid #aaaaaa;">
 +'''Project status'''&nbsp;(16.Nov.2006):
 +</div>
 +<div style="padding:0.2em 0.4em 0.2em 0.4em;">
 +Work on FPGA Board revision is finished.
 +[[Image:aq0181_diy_calculator_fpga.JPG|thumb|left|FPGA Board screenshot]]
 +Schematics:
 +* [[:Media:aq0181_diycalculator_fpga_schematics.pdf|FPGA Board Schematics]]
 +Layout:
 +* [[:Media:aq0181_diycalculator_fpga_artwork.pdf|FPGA Board Layout]]
 +<br style="clear:left;" />
 +Thanks to Johannes' genious SPI controller, userdata can be permanently stored in the sparespace of FPGA's Serial Flash. This obsoletes all the PROM/RAM socket stuff. A 128kx8 SRAM has been added instead. At boottime, userdata is restored from SPI to RAM and the Monitor starts execution. Nowadays, 128kx8 SRAM's are the smallest available. This is actually twice as much the DIY CPU can address. Therefore an extra address line (A16) is added and can be used for future expansion.
 +</div>
 +</div>
<div style="background:#f9f9f9; padding:0; border:1px solid #aaaaaa; margin-bottom:15px;"> <div style="background:#f9f9f9; padding:0; border:1px solid #aaaaaa; margin-bottom:15px;">

Revision as of 13:18, 16 November 2006

Blockdiagram
Enlarge
Blockdiagram

The layout will somewhat resemble the layout of the (virtual) DIY Calculator with an 20x1 character LC display and a 70 keys sensor key matrix. Additionally there are connectivity means for a host PC:

  • Serial (RS-232) for uploading user programs and providing a console to the DIY Calculator CPU
  • A JTAG programming connector; this connects to the PC's parallel port and enables the user to load new designs into the FPGA



Project status (16.Nov.2006):

Work on FPGA Board revision is finished.

FPGA Board screenshot
Enlarge
FPGA Board screenshot

Schematics:

Layout:


Thanks to Johannes' genious SPI controller, userdata can be permanently stored in the sparespace of FPGA's Serial Flash. This obsoletes all the PROM/RAM socket stuff. A 128kx8 SRAM has been added instead. At boottime, userdata is restored from SPI to RAM and the Monitor starts execution. Nowadays, 128kx8 SRAM's are the smallest available. This is actually twice as much the DIY CPU can address. Therefore an extra address line (A16) is added and can be used for future expansion.

Project status (15.Nov.2006):

Work on keypad revision is finished.

Keypad screenshot
Enlarge
Keypad screenshot

Schematics:

Layout:


After successful tests with prototype, we now changed throughhole components to SMT. Silkprint was added and 16 spare signals from FPGA board are now tied to testpoints, for better usability as a generic FPGA prototyping environment. Circuitry for switching LCD backlight was added (see new schematics).

Due to very poor availibility of the previously planned LCD Display, we decided to choose a "more common" 2x20 type. This display is manufactured by a lot of different vendors. Later, the LCD controller inside the FPGA, will be extended to adress the extra line - most probably a new I/O port for the CPU will be assigned for this purpose, to maintain compatibility to the Virtual DIY Calculator.

Redesign of FPGA board is in progress...

Project status (11.Nov.2006):

During the past weeks a lot of things happened at the software side (see Upload_Utility_Project). This happened just in time, since we expect the first pieces of the real DIY Calculator hardware for next week. So stay tuned, this section will soon have great news and exciting pictures!

Project status (9.Oct.2006):

New LCD module tested and integrated. The originally planned 20x1 LCD module is hard to get, so we evaluated additionally 20x2 types (this mainly has impact on the mechanical hardware design).

Project status (31.Aug.2006):

Testing sensor pads
Enlarge
Testing sensor pads
~3uS skew
Enlarge
~3uS skew


Test of sensor keypad was successful. Here are the photos

Project status (13.Aug.2006):

Prototype PCB layout completed. Here are the "final" schematics:

keypad mechanics:

and the layout:

Bare FPGA Board
Enlarge
Bare FPGA Board
Keypad prototype
Enlarge
Keypad prototype


Test of sensor keypad is in progress.

Project status (7.Aug.2006):

We decided to separate the functionality into two PCBs: the FPGA with surrounding components and the sensor keypad. This gives even more flexibility for different I/O modules. Here are the updated schematics:

Project status (19.Jul.2006):

schematics completed, PCB layout work started

Personal tools